

Figure 1a




Figure 1b (DSC components)




Figure 2a




Figure 2b





Figure 2c






Fig 3a

For polyphase filtering implementation of this upsampling, the data access pattern is shown below.




Fig. 3b




Fig. 3c




Fig. 4a














Fig. 4b

Architecture Kernel	Explanation	Example
single point 	<p>Single-thread filtering, getting one data point at a time. The next access can stay on the same point, or move for a fixed distant. This is the most flexible pattern. However, there is usually time associated with each level of looping, which is needed to implement changing of stepping distance in a regular manner.</p> <p>A parallel DSP performing vertical filtering often use this single-point kernel, as its parallelism is applied to different filtering problems (for vertical filtering, each column is operated independently and is thus a separate problem.)</p>	 <p>This is for 5-tap-per-output filtering going on for 7 outputs, for one data access block for 7/D resampling</p>
4-wide 	<p>DSP with fixed, 4-wide, data access, and capability to compute inner-product with coefficient array and producing a single sum.</p> <p>To be efficient for filtering, the starting point should be on any alignment.</p>	 <p>This is 4-tap-per-output filtering for a 6/D resampling</p>
4-tall 	<p>DSP with 4 parallel execution units, and they are all fed with the same single data point.</p> <p>There is a significant distinction in DSP architecture that affects how we can use this and many other architecture kernels: writing in any alignment, or writing only on 2^N-word alignment. The former can be used to implement any U factor. The latter can only work with U being multiple of 2^N. When U is not a multiple of 4, for example, we upscale U and D so that they are, at the expense of efficiency.</p>	 <p>This is a write-any-alignment architecture implementing a 7/D resampling with 3-tap-per-output filters. Note that 8 outputs are computed and then one is thrown away.</p>
1:1 slope, 4 outputs 	<p>DSP with 4 parallel execution units, and they are fed with 4 data points, one for each.</p> <p>To be efficient for filtering, the 4 inputs need to be on any word alignment.</p>	 <p>This for a 3/D resampling, with 4-tap-per-output filters. Note that 4 outputs are computed and then one is thrown away.</p>
1:2 slope, 2 outputs 	<p>DSP that can take in 4 inputs, and perform</p> $\text{acc_A} = \text{acc_A} + c_0*d_0 + c_1*d_1,$ $\text{acc_B} = \text{acc_B} + c_2*d_2 + c_3*d_3$ <p>To be efficient for filtering, the inputs need to be on any word alignment.</p>	 <p>This for a 4/D resampling, with 4-tap-per-output filters.</p>




Fig. 6a




Fig. 6b




Fig. 7a




Fig. 7c




Fig. 7b





Fig. 8a

Horizontal resampling



Vertical resampling




Fig. 8b




Fig. 8c




Fig 8d




Fig. 9




Fig. 10




Fig. 11

Resampling factor	Multiply factor	H_Arch_Kernel	filter taps	Data step to next group of outputs	Starting access data point
4/3 horizontal	1	1:1 slope 4 outs	4	n/a	-2
vertical			4	1	-2
5/3 horizontal	1	2:1 slope 4 outs	4	2	-1
vertical			5	1	-3
2/1 horizontal	2	2:1 slope 4 outs	4	n/a	-1
vertical			5	0	-1
7/3 horizontal	1	2:1 slope 4 outs	5	2	-2
vertical			6	0	-1
8/3 horizontal	1	4 tall	5	1	-1
vertical			6	0	-1
3/1 horizontal	1	4 tall	4	n/a	-1
vertical			4	0	-1
10/3 horizontal	1	4 tall	5	1	-1
vertical			6	0	-1

Fig. 13






















Resampling factor	Data access pattern	Horizontal pass coverage chart	Vertical pass-coverage chart
4/3			
5/3			
6/3 = 2			
7/3			
8/3			
9/3 = 3			
10/3			

Fig. 12